Encode the register list operands for ARM mode LDM/STM instructions.