Add a scheduling model for Intel Sandy Bridge microarchitecture.