MIPS: Read CPU IRQ line that FDC to routed to