clk: mediatek: Fix PLL registers setting flow