drm/radeon: improve PLL limit handling in post div calculation