Add a deterministic finite automaton based packetizer for VLIW architectures