ARM memory barrier instructions are not predicable